To Trap or Not To Trap: The PCI Passthrough

Dongli Zhang

January 6, 2021

Dongli Zhang

To Trap or Not To Trap: The PCI Passthrough

January 6, 2021 1 / 17

• To assign full and direct access of PCI device to VM



Device Emulation & Pavavirtualized Device

- To assign full and direct access of PCI device to VM
- How to assign bugs related to NVMe PCI passthrough?



Device Emulation & Pavavirtualized Device

PCI Device (PF/VF) Passthrough

- To assign full and direct access of PCI device to VM
- How to assign bugs related to NVMe PCI passthrough?
 - The NVMe developers may blame virtualization developers



Device Emulation & Pavavirtualized Device

- To assign full and direct access of PCI device to VM
- How to assign bugs related to NVMe PCI passthrough?
 - The NVMe developers may blame virtualization developers
 - The virtualization developers may blame hardware/firmware



Device Emulation & Pavavirtualized Device

<u>STEP 1</u>: To unbind 01:00.0 from NVMe driver and register to vfio-pci driver: 01:00.0 Non-Volatile memory controller: Intel Corporation Device f1a6 (rev 03)

host# echo 0000:01:00.0 > /sys/bus/pci/devices/0000\:01\:00.0/driver/unbind host# lspci -ns 0000:01:00.0 01:00.0 0108: 8086:f1a6 (rev 03) host# echo "8086 f1a6" > /sys/bus/pci/drivers/vfio-pci/new_id <u>STEP 1</u>: To unbind 01:00.0 from NVMe driver and register to vfio-pci driver: 01:00.0 Non-Volatile memory controller: Intel Corporation Device f1a6 (rev 03)

host# echo 0000:01:00.0 > /sys/bus/pci/devices/0000\:01\:00.0/driver/unbind host# lspci -ns 0000:01:00.0 01:00.0 0108: **8086:f1a6** (rev 03)

host# echo "8086 f1a6" > /sys/bus/pci/drivers/vfio-pci/new_id

<u>STEP 2</u>: To passthrough the VFIO-managed NVMe to QEMU/KVM VM:

qemu-system-x86_64 -machine accel=kvm -vnc :0 -serial stdio -smp 4 -m 4096M \setminus -net nic -net user,hostfwd=tcp::5022-:22 \setminus

-hda /home/user/img/boot.qcow2 \setminus

-device vfio-pci,host=0000:01:00.0

<u>STEP 1</u>: To unbind 02:10.0 from igb driver and register to xen-pciback driver: 02:10.0 Ethernet controller: Intel Corporation I350 Gigabit Network Connection

host# echo 0000:02:10.0 > /sys/bus/pci/devices/0000\:02\:10.0/driver/unbind host# echo 0000:02:10.0 > /sys/bus/pci/drivers/pciback/new_slot host# echo 0000:02:10.0 > /sys/bus/pci/drivers/pciback/bind <u>STEP 1</u>: To unbind 02:10.0 from igb driver and register to xen-pciback driver: 02:10.0 Ethernet controller: Intel Corporation I350 Gigabit Network Connection

host# echo 0000:02:10.0 > /sys/bus/pci/devices/0000\:02\:10.0/driver/unbind host# echo 0000:02:10.0 > /sys/bus/pci/drivers/pciback/new_slot host# echo 0000:02:10.0 > /sys/bus/pci/drivers/pciback/bind

<u>STEP 2</u>: To append below to Xen HVM config file: pci = ['02:10.0']

Virtualization Demo

The virtualization demo for a new instruction set

- The registers (only one): **RAX**
- The instructions (only one): **mov \$7**, %rax



demo 2: run instruction multiple times

4 日 ト 4 同 ト 4 三 ト 4 三

Virtualization Demo

The virtualization demo for a new instruction set

- The registers (only one): **RAX**
- The instructions (only one): **mov \$7**, %rax

How about privileged instructions?



demo 2: run instruction multiple times

CPU Virtualization

- The CPU is divided into guest mode and regular host mode
- Some privileged instructions are (trapped to and) emulated by CPU host mode
- Some privileged instructions are trapped to and emulated by hypervisor software



CPU Virtualization

- The CPU is divided into guest mode and regular host mode
- Some privileged instructions are (trapped to and) emulated by CPU host mode
- Some privileged instructions are trapped to and emulated by hypervisor software
- How about memory virtualization?



Memory Virtualization

- Guest Page Table (CR3): Guest Virtual Address to Guest Physical Address
- Host Page Table (EPTP): Guest Physical Address to Host Physical Address
- To set EPT entry as non-read, non-write or non-exec can trap guest VM memory access



PCI Device Emulation 1/2

- PCI: config space, capabilities and bar
- The PCI Bar is usually to register DMA ring buffer, configure MSI-X and kick doorbell



PCI Device Emulation 2/2

- EPT is configured on purpose to trap **MMIO** bar access
- PCI (config/bar) access by IO instruction is trapped to hypervisor
- Both IO and MMIO are emulated by hypervisor



- Hypervisor as intermediate layer:
 - Access to PCI config/bar is always trapped to hypervisor
 - Hypervisor access PCI device and propagate result to VM



- Hypervisor as intermediate layer:
 - Access to PCI config/bar is always trapped to hypervisor
 - Hypervisor access PCI device and propagate result to VM
- Cons: too many traps to hypervisor!



- Map all MMIO PCI BARs to VM address space via EPT
- Access to PCI config (and IO-based BAR) is trapped to hypervisor
- The VM has direct MMIO access to PCI BARs to avoid trap



- Map all MMIO PCI BARs to VM address space via EPT
- Access to PCI config (and IO-based BAR) is trapped to hypervisor
- The VM has direct MMIO access to PCI BARs to avoid trap
- Q1: DMA is based on HPA, NOT GPA!



- Map all MMIO PCI BARs to VM address space via EPT
- Access to PCI config (and IO-based BAR) is trapped to hypervisor
- The VM has direct MMIO access to PCI BARs to avoid trap
- Q1: DMA is based on HPA, NOT GPA!
- Q2: MSI-X IRQ is based on host CPU ID, NOT guest CPU ID!



- Map only some PCI BARs (e.g., ring buffer base or doorbell) to VM address space
- Access to PCI config (and IO-based BAR) and MSI-X table is trapped to hypervisor
- Redirect IRQ from PCI device to VM via hypervisor



- Map only some PCI BARs (e.g., ring buffer base or doorbell) to VM address space
- Access to PCI config (and IO-based BAR) and MSI-X table is trapped to hypervisor
- Redirect IRQ from PCI device to VM via hypervisor
- Q1: DMA is based on HPA, NOT GPA! (Device Isolation across VMs)



• Map only some PCI BARs (e.g., ring buffer base or doorbell) to VM address space



- Map only some PCI BARs (e.g., ring buffer base or doorbell) to VM address space
- Access to PCI config (and IO-based BAR) and MSI-X table is trapped to hypervisor



- Map only some PCI BARs (e.g., ring buffer base or doorbell) to VM address space
- Access to PCI config (and IO-based BAR) and MSI-X table is trapped to hypervisor
- Redirect DMA GPA to HPA via IOMMU



- Map only some PCI BARs (e.g., ring buffer base or doorbell) to VM address space
- Access to PCI config (and IO-based BAR) and MSI-X table is trapped to hypervisor
- Redirect DMA GPA to HPA via IOMMU
- Redirect IRQ from PCI device to VM via hypervisor/IOMMU



host# lspci -vv -s 03:00.3

03:00.3 Ethernet controller: Intel Corporation Ethernet Controller XL710 for 40GbE OSFP+ (rev 02) Subsystem: XXXXXX 10 Gb/40 Gb Ethernet Adapter Physical Slot: 3 Control: I/O- Mem+ BusMaster+ SpecCvcle- MemWINV- VGASnoop- ParErr- Stepping- SERR+ FastB2B- DisINTx+ Status: Cap+ 66MHz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <Abort- >SERR- <PERR- INTx-Latency: 0. Cache Line Size: 32 bytes Interrupt: pin A routed to IRO 24 NUMA node: 0 Bar 0 is mapped Region 0: Memory at c1800000 (64-bit, prefetchable) [size=8M] Region 3: Memory at c4000000 (64-bit, prefetchable) [size=32K] Capabilities: [70] MSI-X: Enable+ Count=129 Masked-BAR 3 MSI-X vector table is trapped Vector table: BAR=3 offset=0000000 PBA: BAR=3 offset=00001000 BAR 3 MSI-X PBA table is mapped

KVM PCI Passthrough Memory Mapping 2/2

(qemu) info mtree -f FlatView #2

... ...

0000000fe000000-0000000fe7fffff (prio 0, ramd): 0000:03:00.3 BAR 0 mmaps[0] 00000000fe800000-0000000fe80080f (prio 0, i/o): msix-table 00000000fe800810-00000000fe800fff (prio 0, i/o): 0000:03:00.3 BAR 3 @000000000000810 00000000fe801000-00000000fe807fff (prio 0, ramd): 0000:03:00.3 BAR 3 mmaps[0]

... ...

... ...

MSI-X Pending Bit Array (PBA)

- ramd : PCI bar/region is mapped to VM address space
- i/o : access is trapped to and emulated by hypervisor

NVMe Developers

To kick the doorbell register for IO queue 3 does not work

Virtualization Developers

We do not understand NVMe spec/manual!



- Both developers understand PCI specification
- Write to BAR 0 offset 0x120 does not take effect

Dongli Zhang

To Trap or Not To Trap: The PCI Passthrough

January 6, 2021 16 / 17

• Virtualization is trap and emulation (explicitly by software or implicitly by hardware)

- Virtualization is trap and emulation (explicitly by software or implicitly by hardware)
- PCI Passthrough is to minimize the cost that VM accesses PCI device, via:
 - Map only some PCI BARs (e.g., ring buffer base or doorbell) to VM address space via EPT

- Virtualization is trap and emulation (explicitly by software or implicitly by hardware)
- PCI Passthrough is to minimize the cost that VM accesses PCI device, via:
 - Map only some PCI BARs (e.g., ring buffer base or doorbell) to VM address space via EPT
 - Access to PCI config (and IO-based BAR) and MSI-X table is trapped to and emulated by hypervisor

- Virtualization is trap and emulation (explicitly by software or implicitly by hardware)
- PCI Passthrough is to minimize the cost that VM accesses PCI device, via:
 - Map only some PCI BARs (e.g., ring buffer base or doorbell) to VM address space via EPT
 - Access to PCI config (and IO-based BAR) and MSI-X table is trapped to and emulated by hypervisor
 - Redirect DMA GPA to HPA via IOMMU

- Virtualization is trap and emulation (explicitly by software or implicitly by hardware)
- PCI Passthrough is to minimize the cost that VM accesses PCI device, via:
 - Map only some PCI BARs (e.g., ring buffer base or doorbell) to VM address space via EPT
 - Access to PCI config (and IO-based BAR) and MSI-X table is trapped to and emulated by hypervisor
 - Redirect DMA GPA to HPA via IOMMU
 - Redirect IRQ from PCI device to VM via hypervisor/IOMMU

- Virtualization is trap and emulation (explicitly by software or implicitly by hardware)
- PCI Passthrough is to minimize the cost that VM accesses PCI device, via:
 - Map only some PCI BARs (e.g., ring buffer base or doorbell) to VM address space via EPT
 - Access to PCI config (and IO-based BAR) and MSI-X table is trapped to and emulated by hypervisor
 - Redirect DMA GPA to HPA via IOMMU
 - $\bullet\,$ Redirect IRQ from PCI device to VM via hypervisor/IOMMU
- To bridge the gap (between NVMe/Ethernet/IB and virtualization) via PCI spec

- Virtualization is trap and emulation (explicitly by software or implicitly by hardware)
- PCI Passthrough is to minimize the cost that VM accesses PCI device, via:
 - Map only some PCI BARs (e.g., ring buffer base or doorbell) to VM address space via EPT
 - Access to PCI config (and IO-based BAR) and MSI-X table is trapped to and emulated by hypervisor
 - Redirect DMA GPA to HPA via IOMMU
 - $\bullet\,$ Redirect IRQ from PCI device to VM via hypervisor/IOMMU
- To bridge the gap (between NVMe/Ethernet/IB and virtualization) via PCI spec
- Congratulations! You have learned about to implement virtualization demo from scratch!